Published · MLSys 2026
DriftBench
A measurement and prediction framework for infrastructure-induced output drift in LLM serving systems.
Read project recordResearch record
Published, ongoing, and thesis research led by Enneper AI founder Gianluigi Vitale, with status and evidence stated plainly.
Published · MLSys 2026
A measurement and prediction framework for infrastructure-induced output drift in LLM serving systems.
Read project recordOngoing systems work
A 32-chip TPU v4-64 bring-up validating prefill and decode across every attention mode.
Read project recordWork in progress
A TPU implementation of the DSA attention path, developed as a foundation for a GLM-5.2 port.
Read project recordActive research
Characterizing TPU v5e/v6e arithmetic and reproducing its matrix-multiplication behavior in a deterministic CPU simulator.
Read project recordOngoing collaboration
Investigating whether long-context DNA models encode linkage disequilibrium in collaboration with genomics researchers at CNR Italy.
Read project recordManuscript under review
A factorial study isolating how persona framing, terminology substitution, and moral justification shift LLM safety boundaries.
Read project recordB.Sc. thesis in progress
Static analysis and machine learning for automated detection of data-structure performance anti-patterns in Python.
Read project record